

WHAT IS CLAIMED IS

1 1. A CMOS circuit including a pull-up transistor and a pull-down transistor,
2 comprising:

3 (a) a first feedback circuit having an input coupled to a gate of the pull-up
4 transistor and an output coupled to a gate of the pull-down transistor;

5 (b) a second feedback circuit having an input coupled to the gate of the pull-
6 down transistor and an output coupled to the gate of the pull-up transistor;

7 (c) the first feedback circuit producing a first delayed signal on the gate of the
8 pull-down transistor to turn on the pull-down transistor a first predetermined amount of time
9 after the pull-up transistor is turned completely off so as to prevent any shoot-through current
10 from flowing through the pull-up transistor and the pull-down transistor; and

11 (d) the second feedback circuit producing a second delayed signal on the gate
12 of the pull-up transistor to turn on the pull-up transistor a second predetermined amount of time
13 after the pull-down transistor is turned completely off so as to prevent any shoot-through current
14 from flowing through the pull-up transistor and the pull-down transistor.

1 2. The CMOS circuit of claim 1 where in the pull-up transistor is a P-channel

1 transistor and the pull-down transistor is an N-channel transistor.

1 3. The CMOS circuit of claim 1 wherein the first and second feedback circuits each
2 have an input for receiving an input signal.

1 4. A CMOS circuit including a P-channel pull-up transistor and an N-channel pull-
2 down transistor, comprising:

3 (a) a P-channel first transistor having a source coupled to a first supply
4 voltage and a gate coupled to a first input terminal for receiving a first input current, and an N-
5 channel second transistor having a source coupled to a second supply voltage and a gate coupled
6 to a second input terminal for receiving a second input current;

7 (b) a P-channel third transistor having a source coupled to the first supply
8 voltage, a gate coupled to the first input terminal, and a drain coupled to a gate of the pull-up
9 transistor, and an N-channel fourth transistor having a source coupled to the second supply
10 voltage and a gate coupled to the second input terminal;

11 (c) a first feedback circuit having an input coupled to the gate of the pull-up
12 transistor and an output coupled to a gate of a P-channel fifth transistor having a source coupled
13 to a drain of the first transistor a drain coupled to a gate of the pull-down transistor and a drain of
14 the second transistor, and a second feedback circuit having an input coupled to the gate of the
15 pull-down transistor and an output coupled to a gate of an N-channel sixth transistor having a
16 source coupled to a drain of the fourth transistor and a drain coupled to the gate of the pull-up
17 transistor;

18 (d) the first feedback circuit producing a first delayed signal on the gate of the
19 fifth transistor which causes the fifth transistor to turn on the pull-down transistor a first
20 predetermined amount of time after the pull-up transistor is turned completely off so as to
21 prevent any shoot-through current from flowing through the pull-up transistor and the pull-down
22 transistor, the second feedback circuit producing a second delayed signal on the gate of the sixth
23 transistor which causes the sixth transistor to turn on the pull-up transistor a second
24 predetermined amount of time after the pull-down transistor is turned completely off so as to
25 prevent any shoot-through current from flowing through the pull-up transistor and the pull-down
26 transistor.

1 5. The CMOS circuit of claim 4 including a class AB control circuit coupled
2 between the first and second input terminals.

1 6. The CMOS circuit of claim 4 wherein the first feedback circuit includes a first
2 CMOS inverter, a first current source coupled between the first CMOS inverter and the second
3 supply voltage, an input coupled to the gate of the pull-up transistor, and an output coupled to the
4 gate of the fifth transistor.

1 7. The CMOS circuit of claim 4 wherein the fifth transistor is included in the first
2 feedback circuit.

1 8. The CMOS circuit of claim 6 wherein the first CMOS inverter includes a P-
2 channel seventh transistor having a source coupled to the first supply voltage and an N-channel
3 eighth transistor having a drain coupled to the drain of the seventh transistor and a source
4 coupled to the first current source.

1 9. The CMOS circuit of claim 6 wherein the second feedback circuit includes a
2 second CMOS inverter, the second current source coupled between the second CMOS inverter
3 and the first supply voltage, an input coupled to the gate of the pull-down transistor, and an
4 output coupled to the gate of the sixth transistor.

1 10. The CMOS circuit of claim 9 wherein the sixth transistor is included in the second
2 feedback circuit.

1 11. The CMOS circuit of claim 9 wherein the second CMOS inverter includes an N-
2 channel ninth transistor having a source coupled to the second supply voltage and a P-channel
3 tenth transistor having a drain coupled to the drain of the ninth transistor and a source coupled to
4 the second current source.

1 12. The CMOS circuit of claim 4 wherein the first and second input currents are
2 produced by a folded cascode stage of an input stage of a CMOS comparator circuit

1 13. The CMOS circuit of claim 12 including a class AB control circuit coupled
2 between the first and second input terminals.

1 14. The CMOS circuit of claim 12 wherein the input stage of the CMOS comparator
2 circuit is a differential input stage, and wherein the folded cascode stage is a differential folded
3 cascode stage of the differential input stage of the CMOS comparator circuit.

1 15. A method of preventing shoot-through current in a CMOS circuit including a pull-
2 up transistor and a pull-down transistor, the method comprising:

3 (a) providing a first feedback circuit having an input coupled to a gate of the
4 pull-up transistor and an output coupled to a gate of the pull-down transistor, and a second
5 feedback circuit having an input coupled to the gate of the pull-down transistor and an output
6 coupled to the gate of the pull-up transistor;

7 (b) producing a first delayed signal on the gate of the pull-down transistor in
8 response to a first signal on the gate of the pull-up transistor by means of the first feedback
9 circuit to turn on the pull-down transistor a first predetermined amount of time after the pull-up

10 transistor is turned completely off so as to prevent any shoot-through current from flowing
11 through the pull-up transistor and the pull-down transistor; and

12 (c) producing a second delayed signal on the gate of the pull-up transistor in
13 response to a second signal on the gate of the pull-down transistor by means of the second
14 feedback circuit to turn on the pull-up transistor a second predetermined amount of time after the
15 pull-down transistor is turned completely off so as to prevent any shoot-through current from
16 flowing through the pull-up transistor and the pull-down transistor.

1 16. The method of claim 15 wherein step (b) includes producing the first signal on the
2 gate of the pull-up transistor in response to a transition of an input signal to a first level.

1 17. The method of claim 16 wherein step (c) includes producing the second signal on
2 the gate of the pull-down transistor in response to a transition of the input signal to a second
3 level.

1 18. A method of preventing shoot-through current in a CMOS circuit including a P-
2 channel pull-up transistor and an N-channel pull-down transistor, the method comprising:

3 (a) applying a first input current to a gate of a P-channel first transistor having
4 a source coupled to a first supply voltage and to a gate of a P-channel third transistor having a
5 source coupled to the first supply voltage and a drain coupled to a gate of the pull-up transistor,
6 and applying a second input current to a gate of an N-channel second transistor having a source
7 coupled to a second supply voltage and a gate of an N-channel fourth transistor having a source
8 coupled to the second supply voltage;

9 (b) producing a first delayed signal on a gate of a fifth transistor by means of a
10 first feedback circuit having an input coupled to the gate of the pull-up transistor, a source
11 coupled to a drain of the first transistor and a drain coupled to a gate of the pull-down transistor
12 and a drain of the second transistor, and an output coupled to a gate of the fifth transistor to cause
13 the fifth transistor to turn on the pull-down transistor a first predetermined amount of time after
14 the pull-up transistor is turned completely off so as to prevent any shoot-through current from
15 flowing through the pull-up transistor and the pull-down transistor; and

16 (c) producing a second delayed signal on a gate of a sixth transistor by means
17 of a second feedback circuit having an input coupled to the gate of the pull-down transistor, a
18 source coupled to a drain of the fourth transistor and a drain coupled to the gate of the pull-up

19 transistor, and an output coupled to the gate of the sixth transistor to cause the sixth transistor to
20 turn on the pull-up transistor a second predetermined amount of time after the pull-down
21 transistor is turned completely off so as to prevent any shoot-through current from flowing
22 through the pull-up transistor and the pull-down transistor.

1 19. A CMOS circuit including a P-channel pull-up transistor and an N-channel pull-
2 down transistor, comprising:

3 (a) a P-channel first transistor having a source coupled to a first supply
4 voltage and a gate coupled to an input terminal for receiving an input voltage, and an N-channel
5 second transistor having a source coupled to a second supply voltage and a gate coupled to the
6 input terminal;

7 (b) a P-channel third transistor having a source coupled to the first supply
8 voltage, a gate coupled to the input terminal, and a drain coupled to a gate of the pull-up
9 transistor, and an N-channel fourth transistor having a source coupled to the second supply
10 voltage and a gate coupled to the input terminal;

11 (c) a first feedback circuit having an input coupled to the gate of the pull-up

transistor and an output coupled to a gate of a P-channel fifth transistor having a source coupled to a drain of the first transistor and a drain coupled to a gate of the pull-down transistor and a drain of the second transistor, and a second feedback circuit having an input coupled to the gate of the pull-down transistor and an output coupled to a gate of an N-channel sixth transistor having a source coupled to a drain of the fourth transistor and a drain coupled to the gate of the pull-up transistor;

(d) the first feedback circuit producing a first delayed signal on the gate of the fifth transistor which causes the fifth transistor to turn on the pull-down transistor a first predetermined amount of time after the pull-up transistor is turned completely off so as to prevent any shoot-through current from flowing through the pull-up transistor and the pull-down transistor, the second feedback circuit producing a second delayed signal on the gate of the sixth transistor which causes the sixth transistor to turn on the pull-up transistor a second predetermined amount of time after the pull-down transistor is turned completely off so as to prevent any shoot-through current from flowing through the pull-up transistor and the pull-down transistor.

20. A CMOS comparator circuit comprising:

2 (a) a differential input stage including

3 i. a first input transistor having a gate coupled to receive a first input
4 voltage signal, a source coupled to a tail current source, and a drain coupled to a junction
5 between a source of a first cascode transistor and a drain of a first load transistor,

6 ii. a second input transistor having a gate coupled to receive the a
7 second input voltage signal, a source coupled to the tail current source, and a drain coupled to a
8 junction between a source of a second cascode transistor and a drain of a second load transistor,

9 iii. a bias source coupled to gates of the first and second cascode
10 transistors, and circuitry for biasing gates of the first and second load transistors;

11 (b) a CMOS output stage including

12 i. a P-channel pull-up transistor and an N-channel pull-down
13 transistor,

14 ii. a P-channel first transistor having a source coupled to a first supply
15 voltage and a gate coupled to a first input terminal for receiving a first input current, and an N-
16 channel second transistor having a source coupled to a second supply voltage and a gate coupled
17 to a second input terminal for receiving a second input current,

iii. a P-channel third transistor having a source coupled to the first supply voltage, a gate coupled to the first input terminal, and a drain coupled to a gate of the pull-up transistor, and an N-channel fourth transistor having a source coupled to the second supply voltage and a gate coupled to the second input terminal,

iv. a first feedback circuit having an input coupled to the gate of the pull-up transistor and an output coupled to a gate of a P-channel fifth transistor having a source coupled to a drain of the first transistor and a drain coupled to a gate of the pull-down transistor and a drain of the second transistor, and a second feedback circuit having an input coupled to the gate of the pull-down transistor and an output coupled to a gate of an N-channel sixth transistor having a source coupled to a drain of the fourth transistor and a drain coupled to the gate of the pull-up transistor,

v. the first feedback circuit producing a first delayed signal on the gate of the fifth transistor which causes the fifth transistor to turn on the pull-down transistor a first predetermined amount of time after the pull-up transistor is turned completely off so as to prevent any shoot-through current from flowing through the pull-up transistor and the pull-down transistor, the second feedback circuit producing a second delayed signal on the gate of the sixth transistor which causes the sixth transistor to turn on the pull-up transistor a second predetermined amount of time after the pull-down transistor is turned completely off so as to prevent any shoot-through current from flowing through the pull-up transistor and the pull-down transistor; and

38 (c) circuitry for coupling a drain of the second cascode transistor to the first and
39 second input terminals to supply the first and second input currents such that they represent the
40 difference between the first and second input voltage signals.

1 21. The CMOS comparator circuit of claim 20 including a class AB control circuit
2 coupled between the first and second input terminals.

1 22. A CMOS comparator circuit comprising:

2 (a) a differential input stage including

3 i. a first input transistor having a gate coupled to receive a first input
4 voltage signal, a source coupled to a tail current source and a drain coupled to a drain of a first
5 load transistor,

6 ii. a second input transistor having a gate coupled to receive the a

7 second input voltage signal, a source coupled to the tail current source and a drain coupled to a
8 drain of a second load transistor,

9 iii. a bias source coupled to gates of the first and second cascode
10 transistors, and circuitry for biasing gates of the first and second load transistors;

11 (b) a CMOS output stage including

12 i. a P-channel pull-up transistor and an N-channel pull-down
13 transistor,

14 ii. a first feedback circuit having a first input coupled to the drain of
15 one of the first and second input transistors and a second input coupled to a gate of the pull-up
16 transistor, and an output coupled to a gate of the pull-down transistor,

17 iii. a second feedback circuit having a first input coupled to the drain
18 of one of the first and second input transistors and a second input coupled to the gate of the pull-
19 down transistor, and an output coupled to the gate of the pull-up transistor,

20 iv. the first feedback circuit producing a first delayed signal on the
21 gate of the pull-down transistor to turn on the pull-down transistor a first predetermined amount
22 of time after the pull-up transistor is turned completely off so as to prevent any shoot-through

23 current from flowing through the pull-up transistor and the pull-down transistor, and

24 v. the second feedback circuit producing a second delayed signal on

25 the gate of the pull-up transistor to turn on the pull-up transistor a second predetermined amount

26 of time after the pull-down transistor is turned completely off so as to prevent any shoot-through

27 current from flowing through the pull-up transistor and the pull-down transistor.

1 23. The CMOS output stage of claim 22 wherein the first input of the first feedback

2 circuit is coupled to the drain of one of the first and second input transistors by means of a first

3 cascode transistor.

1 24. The CMOS output stage of claim 23 wherein the first input of the second

2 feedback circuit is coupled to the drain of the other of the first and second input transistors by

3 means of a second cascode transistor.